This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT

(51) International Patent Classification 6: H01L 31/0203, G02B 6/42

A1

(11) International Publication Number:

WO 98/06

(43) International Publication Date:

12 February 1998 (12.0:

(21) International Application Number:

PCT/GB97/02053

(22) International Filing Date:

1 August 1997 (01.08.97)

(81) Designated States: CA, IP, US, European patent (AT, BE, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, SE).

(30) Priority Data:

9616545.1

6 August 1996 (06.08.96)

GB

Published

With international search report.


(71) Applicant (for all designated States except US): NORTHERN TELECOM LIMITED [CA/CA]; 8th floor, World Trade Center of Montreal, 380 St. Antoine Street West, Montreal, Quebec H2Y 3Y4 (CA).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SEVERN, John, Kenneth [GB/GB]; 48 Smithfields, Totnes, Devon TQ9 5LR (GB).

(74) Agent: LAURENCE, Simon, French; Nortel Patents, London Road, Harlow, Essex CM17 9NA (GB).

(54) Title: SEMICONDUCTOR PHOTODETECTOR PACKAGING



(57) Abstract

A rear light entry photodetector chip (10) is secured face-down with solder (17a, 17b) on to the front face of a ceramic submount (20) provided with a pair of electrically conductive vias (21a, 21b). A frame-shaped mass (17b) of solder seals the chip to the submount to provide a hermetic enclosure protecting sensitive semiconductor surface areas of the photodetector chip where electric fields are liable to be present in the vicinity of a pn or metal/semiconductor junction.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

		ES	Spain	LS	Lesotho	SI	Slovenia
AL	Albania	FI	Finland	I.T	Lithuania	SK	Slovakia
AM	Armenia	FR	France	LU	Luxembourg	SN	Senegal
AT	Austria	GA	Gabon	LY	Lavia	SZ	Swaziland
ΑU	Australia		United Kingdom	мс	Monaco	TD	Chad
AZ	Azerbaijan	CB	Georgia	MD	Republic of Moldova	TG	Togo
BA	Bosnia and Herzegovina	GB	•	MG	Madagascar	TJ	Tajikistan
BB	Barbados	CH	Ghana	MK	The former Yugoslav	TM	Turkmenistan
BE	Belgium	GN	Guinea	14145	Republic of Macedonia	TR	Turkey
BF	Burkina Faso	GR	Greece	ML	Mali	TT	Trinidad and Tobago
BG	Bulgaria	HU	Hungary	MN	Mongolia	UA	Ukraine
BJ	Benin	IE	Ireland		_	UG	Uganda
BR	Brazil	IL	Israel	MR	Mauritania	· US	United States of America
BY	Belarus	IS	Iceland	MW	Malawi	UZ	Uzbekistan
CA	Canada	IT	haly	MX	Mexico	VN	Viet Nam
CF	Central African Republic	JP	Japan	NE	Niger	YU	Yugoslavia
CC	Congo	KE	Kenya	NL	Netherlands	7.W	Zimbabwe
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimozowe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
1 -	China	KR	Republic of Korea	PT	Portugal		
CN	_	KZ	Kazakstan	RO	Romania		•
Cυ	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	u	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	_	Liberia	SG	Singapore		
I RE	Estonia	LR	Ciocua	• • •	• •		

Semiconductor Photodetector Packaging

It is known that, if exposed to an undesirable environment, the performance of a semiconductor photodetector can become degraded even though sensitive surface areas of the photodetector, particularly where an electric field is present during operation of the photodetector in the vicinity of a p-n junction or a junction between semiconductor material and metal, are protected from the ambient by a deposited For this reason a number of applications for dielectric layer. photodetectors have required such photodetectors to be hermetically packaged in order to reduce the risk of occurrence of this kind of performance degradation. The packaging must include provision, both for electrical connections with the photodetector from outside the package, and for the feeding into the package of the optical signal that the photodetector is designed to detect. One way of effecting such provision is to provide a window in the package wall, as for instance described in GB 2 208 944A. If the photodetector is to receive light emitted from the end of an optical fibre, the construction of the package may be such as to make the minimum separation between the end of the fibre and the photodetector so great as to require some form of lens coupling between them. This may be provided by a lens within the package, by a lens outside the package, or by using a lens as part of the package window, as described in GB 2 208 944A. As an alternative to the use of a window, a wall of the package may be penetrated in a hermetically sealed manner by some form of light guide, as for instance described in GB 2 064 862A. In the case of the particular structure described in GB 2 064 862A, the outer end of the light guide is butted against the optical fibre, but a clearly valid alternative is to replace the light guide with an optical fibre having properties similar to, or identical with, those of the optical fibre whose output it is desired shall be detected by the photodetector.

10

15

20

5

10

15

20

30

The use of the optical fibre/guide hermetic feedthrough, by definition requires an hermetic seal around the optical fibre/guide, and this is typically expensive to manufacture and difficult to test for leaks because the fibre is usually provided outside the enclosure with mechanical protection in the form of a plastics protective coating. The use of a window in place of the hermetic fibre-guide feedthrough avoids these particular problems, albeit at the expense of adding significantly to the complexity and expense of the provision of a mechanical link between the photodetector chip and the optical fibre whose output is to be detected by the chip.

The present invention is concerned with an alternative form of hermetic enclosure which does not involve any requirement for an optical fibre/guide hermetic feedthrough, and which affords the possibility of a relatively simple and cheap form of establishing mechanical coupling of the end of an optical fibre so as direct light emitted therefrom on to the photosensitive area of the photodetector.

According to the present invention there is provided a photodetector assembly including a rear light entry planar construction of semiconductor photodetector chip bonded face down upon a ceramic substrate so as to constitute an hermetic enclosure with opposed walls constituted respectively by the chip and the ceramic substrate.

There follows a description of photodetector assemblies embodying the present invention in preferred form. The description refers to the accompanying drawings in which:-

Figure 1 is a schematic cross-section of the photodetector area of the photodetector,

Figures 2 and 3 are schematic front and rear views of the photodetector submount,

35 Figure 4 is a schematic cross-section of the photodetector and submount sub-assembly,

Figures 5 and 6 are fibre-pigtailed and connectorised versions respectively of assemblies incorporating the sub-assembly of Figure 4, and

5

10

15

20

25

30

35

Figure 7 is a schematic front view of an alternative form of photodetector submount.

The basic structure of the rear light-entry planar semiconductor photodiode chip depicted in Figure 1 is created on a tin-doped InP substrate 10. On the substrate are epitaxially grown an n-type InP buffer layer 11, an intrinsic InGaAs absorption layer 12, and an n-type InP layer of capping material 13. The capping layer is masked, and a portion 14 of it, and of the underlying absorption layer 12, is converted into p-type material by the diffusion of zinc from a source (not shown) of Except for a small region of the remaining n-type capping material that surrounds the p-type region of portion 14, the rest of the capping layer material is removed. A layer 15 of silicon oxynitride is deposited to augment silicon oxynitride regions left by previous processing, and this (composite) layer 15 is patterned to define contact areas prior to the sputtering of platinum/gold contact metal which is patterned to define a central contact 16a contacting the p-type material and, encircling contact 16a a rectangular frame-shaped outer contact 16b contacting the p-type material of the absorption layer 12. The inner and outer contacts 16a and 16b are coated respectively with preforms 17a and 17b of 80:20 gold:tin solder conforming in shape with their underlying contacts 16a and 16b. This solder is conveniently deposited using an e-beam evaporator and lift-off photolithography. Optionally, the rear face of the substrate 10 is provided with an antireflection coating 18.

The front and rear faces of a ceramic submount for the photodiode of Figure 1 are depicted respectively in Figures 2 and 3, while a section through the submount, with the photodiode already mounted, is depicted in Figure 4. For convenience of illustration, the photodiode chip is represented in section in Figure 4, and in succeeding Figures, by three

WO 98/06141 PCT/GB97/02053

-4-

layers topped with the solder preforms 17a and 17b, the three layers comprising the photodiode substrate 10, the optional anti-reflection coating 18 on the rear face of the substrate 10, and a composite layer 19 that incorporated the whole structure of the completed photodiode of Figure 1 that is formed on the front face of its substrate 10.

5

10

15

20

25

30

35

The submount, which is indicated generally at 20, is a ceramic submount of a type which has electrically conductive metallic-filled vias 21a and 21b extending through the thickness of the submount from the front surface 20a to the rear 20b. Such vias are created by filling through-holes in the submount, while it is still green (un-fired), with a metal loaded paste of a refractory metal such as tungsten, and then firing the submount. Ceramic submounts of this type are known for example from EP 0 547 807, and can for instance be purchased from Sumitomo Metal Ceramics Inc. or NTK, Technical Ceramics Division of NGK Spark Plug Company Ltd

The fully fired submount is provided, on its front face 20a, with areas 22a and 22b of metallisation. These areas of metallisation cover the respective vias 21a and 21b, and have configurations corresponding to those of the p-type and n-type contacts 16 and 17 of the photodiode respectively. The rear face 20b of the submount 20 is provided with two areas 23a and 23b of metallisation respectively contacting vias 21a and 21b, to which areas terminal tags 24a and 24b are secured with braze metal 25.

The photodiode chip is applied to the submount with a tack bond which is effected at a temperature at which the solder is hot enough to be tacky rather than fully molten. The assembly is placed in a chamber (not shown) in order to remove any moisture from the space, contained between the photodiode chip and submount, that is encircled by the frame-shaped solder preform 17b. To this end, this space may be first evacuated, and then back-filled with an inert gas such as dry nitrogen or argon. The flushing of moisture from the space may be facilitated by arranging for there to be a vent provided by a break (not shown) in the frame of the solder preform 17b. After the residual moisture has been

10

15

20

25

30

35

flushed from the space, the solder is heated to a higher temperature sufficient to cause it to become fully molten at which stage the vent is closed by capillary flow. In this way a hermetically sealed enclosure is formed containing the regions of the photodiodes particularly sensitive to degradation, namely the surface area of semiconductive material where an electric field may be present during operation of the photodetector in the vicinity of its p-n junction or a semiconductor/metal junction.

In the foregoing specific description the frame-shaped solder preform 17b performs (after it has been flowed) the dual function of seal for the hermetic enclosure, and of providing electrical connection between the n-type contact of the photodiode chip and metallisation on the submount. In an alternative configuration, not shown, these functions are separated so that the frame-shaped solder preform that performs the sealing function (after it has been flowed) encircles both the electrical connection with the p-type contact, and that made with the n-type contact. In either instance the frame-shaped solder preform that performs the sealing function is not necessarily rectangular, but may for instance be circular. Another variant involves applying the solder preforms to the submount rather than to the photodiode chip. Such solder can, in this instance, conveniently be applied by screen printing.

The sub-assembly of Figure 4, or variant thereof, may be incorporated into a fibre pigtailed assembly as depicted in Figure 5 or a connectorised assembly as depicted in Figure 6.

In the case of the fibre pigtailed assembly of Figure 5, a length of plastics protective coated optical fibre 50 has its plastic protective coating stripped for a short distance back from one end to expose bare fibre 51. The end of this bare fibre is secured in position in abutment with the rear face of the photodiode chip (in abutment with its antireflection coating 18 if such coating is provided) by means of a fillet 52 of adhesive, for instance epoxy. The sub-assembly is then potted in a mass 53 of plastics encapsulant, and then a further mass 54 of plastics material is applied around the fibre 50, where it emerges from the mass 53, in order to limit in-service bending strain in this region.

In the case of the connectorised assembly of Figure 6, the sub-assembly is potted in a mass 60 of clear plastics encapsulant, and this is contained within a connector shell 61 which is typically also made of plastics, but may alternatively be a metal connector shell. The clear plastics encapsulant is formed with a bore 62, for receiving a ferrule terminated fibre (not shown). The depth of insertion of such a ferrule is limited by an internal flange 63 and co-axial, with the bore 62 is formed a lens 64 for focusing light emitted from the ferrule terminated fibre upon the photosensitive area of the photodetector.

Figure 7 depicts an alternative form of submount for a photodiode which is distinguished from that of Figures 2 and 3 primarily in that its ceramic 70 is provided, while still in its green state, with a set of V-slots 701 for mechanical registration purposes when the submount is later to be In the connectorised assembly such mechanical encapsulated. registration avoids the necessity for more time-consuming registration techniques such as active optical alignment or visual alignment. The layout of the metallisations on both faces of the ceramic have also been changed, together with the shape of the terminal taps and the location of the via providing electrical connection with the n-type contact of the photodetector chip (not shown in this Figure). Thus in this instance the via 71b that provides electrical connection with the n-type contact lies outside the frame-shaped area of metallisation on the front surface of the submount contacting the frame-shaped solder preform of the photodiode chip. Accordingly metallisation 72 includes, in addition to its frame portion, a short half-dumbbell 721 extending to cover via 71b. In this way any departure in planarity in the immediate vicinity of via 71 does not affect the quality of the seal provided by the frame-shaped solder preform of the photodiode chip. The configuration of the areas of metallisation 73a and 73b, and those of the two terminal taps 74a and 74b, are also changed in a manner that provides a greater separation between the terminal tags that meets an industrial standard.

30

5

10

15

20

CLAIMS:

- A photodetector assembly including a rear light entry planar 1. construction of semiconductor photodetector chip bonded face down upon a ceramic substrate so as to constitute an hermetic enclosure with opposed walls constituted respectively by the chip and the ceramic substrate.
- A photodetector assembly as claimed in claim 1, wherein the 2. bonding of the chip to the ceramic substrate that forms the hermetic 10 enclosure is bonding with solder, and wherein electrical contact with the photodetector is made by way of electrically conductive connections at least one of which includes an electrically conductive via extending through the thickness of the ceramic substrate.
- 3. A photodetector assembly as claimed in claim 2, wherein the planar construction of semiconductor photodetector is a photodiode provided with n-type and p-type contacts, one of which encircles the other, and wherein the encircling contact is bonded with solder to the ceramic substrate in such a way that this bond co-operates with the chip
 - and the ceramic substrate to form the hermetic enclosure.
 - A photodetector assembly as claimed in claim 2 wherein the 4. planar construction of semiconductor photodetector is a photodiode provided with n-type and p-type contacts both encircled by a frame-shaped region of solder wettable material which is bonded with solder to the ceramic substrate in such a way that this bond co-operates with its chip and the ceramic substrate to form the hermetic enclosure.
- A photodetector assembly substantially as hereinbefore 30 described with reference to the accompanying drawings.

15

20







Fig. 1.







5/5




Fig. 7.

INTERNATIONAL SEARCH REPORT

Intern: at Application No PCT/GB 97/02053

A CLASS IPC 6	FICATION OF SUBJECT MATTER H01L31/0203 G02B6/42		
According t	o International Patent Classification (IPC) or to both national cla	ssification and IPC	
	SEARCHED		
Minimum de IPC 6	ocumentation searched (classification system followed by class HO1L GO2B	ification symbols)	
Documenta	dion searched other than minimum documentation to the extent t	that such documents are included in the fields se	erched
Electronic	ists base consulted during the international search (name of da	its base and, where practical, search terms used	1
C DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the	ne relevant passages	Relevant to claim No.
X	EP 0 604 405 A (TERUMO CORP) 2 see abstract; figure 6 see column 4, line 42 - column	n 5, line 15	1,2
	see column 8, line 39 - line 4 see column 9, line 21 - line 4	49 44	4
Y			T
Y	KITO Y: "HIGH-SPEED FLIP-CHI AVALANCHE PHOTODIODES WITH UL CAPACITANCE AND LARGE GAIN-BAI PRODUCTS" IEEE PHOTONICS TECHNOLOGY LET vol. 3, no. 12, 1 December 19 pages 1115-1116, XP000243979 see page 1115, column 1, line 2, line 14 see figure 1	TRALOW NDWIDTH TERS, 91,	4
		-/	
			<u> </u>
X Furt	ther documents are listed in the continuation of box C.	X Patent family members are listed	in annex.
·	stagories of cited documents :	"T" later document published after the into or priority data and not in conflict with oited to understand the principle or th	the application out
consider "E" earlier filing (dered to be of particular relevance document but published on or after the international date date ent which may throw doubts on priority claim(s) or	"X" document of particular relevance; the cannot be considered novel or canno involve an inventive step when the do	claimed invention t be considered to coment is taken alone
oitatio "O" docum	is cited to establish the publication date of another on or other special reason (as specified) ment referring to an oral disclosure, use, exhibition or means	"Y" document of particular relevance; the cannot be considered to involve an ir document is combined with one or ments, such combination being obvious	iventive step when the ore other such door-
"P" docum	ent published prior to the international filing date but then the priority date claimed	in the art. "&" document member of the same patent	family
	actual completion of the international search 1 November 1997	Date of mailing of the international second	<u></u>
	mailing address of the ISA	Authorized officer	
	European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Visscher, E	

INTERNATIONAL SEARCH REPORT

Interna il Application No PCT/GB 97/02053

		ion) DOCUMENTS CONSIDERED TO BE RELEVANT		
GB 2 064 862 A (PHILIPS NV) 17 June 1981 cited in the application see abstract; figure 1	agory *	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
cited in the application see abstract; figure 1		EP 0 547 807 A (GEN ELECTRIC) 23 June 1993 cited in the application see abstract; figure 2 see column 3, line 1 - line 47		1,2
		cited in the application	-	1
				·

INTERNATIONAL SEARCH REPORT

Information on patent family members

Interns: if Application No PCT/GB 97/92053

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0604405 A	29-06-94	JP 4001535 A JP 4162683 A AU 631734 B AU 7505191 A CA 2040631 A,C DE 69106763 D DE 69124630 D DE 69124630 T EP 0453372 A KR 9403274 B US 5118944 A	07-01-92 08-06-92 03-12-92 19-12-91 19-10-91 02-03-95 21-09-95 20-03-97 17-07-97 23-10-91 16-04-94 02-06-92
EP 0547807 A	23-06-93	JP 5243481 A US 5315486 A	21-09-93 24-05-94
GB 2064862 A	17-06-81	NL 7908536 A CA 1169532 A DE 3043613 A FR 2470446 A JP 1485908 C JP 56087374 A JP 63033307 B US 4386268 A	16-06-81 19-06-84 27-05-81 29-05-81 14-03-89 15-07-81 05-07-88 31-05-83

DOCKET NO: M&N-IT-449
SERIAL NO: 10/667,260
APPLICANT: Schunk & al.
LERNER AND GL. ENBERG P.A.
P.O. 30X 2480
HOLLYWOOD, FLORIDA 33022
TEL. (904) 925-1100